

CLAIMS

What is claimed is:

- 1 1. A method comprising:
2 assigning an identification number (ID) to each of a plurality of micro-
3 operations (uops) to identify a branch path to which the uop belongs;
4 determining whether one or more branches are predicted correctly;
5 determining which of the one or more branch paths are dependent on a
6 mispredicted branch; and
7 determining whether one or more of the plurality of uops belong to a branch
8 path that is dependent on the mispredicted branch based on their assigned IDs.
- 1 2. The method of claim 1, further comprising retiring a uop that belongs to a
2 branch path dependent on a mispredicted branch.
- 1 3. The method of claim 1, further comprising assigning each of the plurality of
2 uops a sequence number.
- 1 4. The method of claim 3, further comprising storing the sequence number of an
2 oldest valid uop in each branch path.
- 1 5. The method of claim 4, further comprising comparing the sequence number of
2 a uop to the sequence number of the oldest valid uop in a same branch path.
- 1 6. The method of claim 1, further comprising maintaining a list of available IDs.

1 7. The method of claim 6, wherein assigning an ID to each of a plurality of uops
2 to identify a branch path to which the uop belongs comprises assigning by an
3 allocator an ID for each of the plurality of uops from the list of available IDs.

1 8. The method of claim 7, further comprising stalling the allocator if there is no
2 available ID to be assigned.

1 9. The method of claim 7, further comprising placing an ID on the list of available
2 IDs when all uops that have been assigned that ID have been retired.

1 10. An apparatus comprising:
2 an allocator to assign a plurality of micro-operations (uops) identification
3 numbers (IDs), each ID to identify a branch path to which the uop belongs;
4 a jump unit coupled to the allocator to determine whether branches are
5 predicted correctly; and
6 an execution unit coupled to the jump unit to determine which uops belong to a
7 branch path that is dependent on a mispredicted branch based on their assigned IDs.

1 11. The apparatus of claim 10, further comprising a retire unit coupled to the jump
2 unit to retire uops that are related to a mispredicted branch.

1 12. The apparatus of claim 11, wherein the allocator to further maintain a list of
2 available IDs and assign an ID for each branch from the list of IDs.

1 13. The apparatus of claim 12, wherein the retire unit to further place an ID on the
2 list of available IDs when all uops that have been assigned that ID have been retired.

1 14. The apparatus of claim 10, wherein the allocator to further assign each of the
2 plurality of uops a sequence number.

1 15. The apparatus of claim 14, wherein the jump unit to further store the sequence
2 number of the oldest valid uop in each branch path.

1 16. The apparatus of claim 15, wherein the execution unit to further compare the
2 sequence number of a uop to the sequence number of an oldest valid uop in a same
3 branch path.

1 17. The apparatus of claim 10, further comprising an instruction fetch unit coupled
2 to the allocator to fetch a next instruction based on a next instruction pointer.

1 18. The apparatus of claim 17, further comprising an instruction decode unit
2 coupled to the instruction fetch unit to decode the fetched instructions.

1 19. A system comprising:
2 an input/output (I/O) controller; and
3 a processor coupled to the I/O controller, the processor including:
4 an allocator to assign micro-operations (uops) identification numbers
5 (IDs), each ID to identify a branch path to which the uop belongs;
6 a jump unit coupled to the allocator to determine whether branches are
7 predicted correctly; and
8 an execution unit coupled to the jump unit to determine which uops
9 belong to a branch path that is dependent on a mispredicted branch based on their
10 assigned IDs.

1 20. The system of claim 19, wherein the processor further comprises a retire unit
2 coupled to the jump unit to retire uops that are related to a mispredicted branch.

1 21. The system of claim 19, wherein the processor further comprises an
2 instruction fetch unit coupled to the allocator to fetch a next instruction based on a
3 next instruction pointer.

1 22. The system of claim 21, wherein the processor further comprises an instruction
2 decode unit coupled to the instruction fetch unit to decode the fetched instructions.